Distributed Generations (DGs) in the distribution systems are connected into the buses using power electronic converters. During fault, it is challenging to provide a constant impedance model for DGs in the system frequency due to the variable converter control strategies. System frequency impedance measurement based fault locations can be influenced by the converters' fault behavior. This paper addresses this problem by proposing a wide-area high frequency impedance comparison based fault location technique. The high frequency impedance model of DG is provided. Based on the constant DG impedance model in high frequency range, the faulted line sections can be distinguished by comparing the measured impedance differences without requiring the exact distribution system parameters. Simulation results show that the proposed wide-area transient measurements based fault location method can provide accurate faulted sections in the distribution systems with DGs regardless of the load and DG output variations, measurement noise, unbalanced loads and islanding operations. 
Introduction
With the development of the power electronic devices and the renewable energy generations, Distributed Generations (DGs) are increasingly used in the distribution level to reduce the power transmission losses. With planed controls and regulations, DGs can provide power supply to the local loads in case of the main system faults in the form of micro-grids [2] [3] . Due to the varying output profiles and relatively low energy density, DGs are connected to the grid with the assistance of converters. This leads to limited fault currents and unique fault transient characteristics (unpredicted internal impedances in the system frequency) from the DG side. Conventional protection and fault location methods might be influenced by the fault current contributed from DGs. Currently, the DG's installation volume is small compared with the main grid and this influence can be ignored. However, in future, where the high density DG penetration is realized [3] , this influence will be dramatic and might lead to malfunction of the protection and fault locations.
Considering the existence of the DGs, fault locations in the distribution system can be classified into two groups: the one based on the system impedance estimation and the one based on wide-area voltage sag information.
The conventional system frequency impedance based fault location methods have been employed in industry for quite a longtime. The single-ended technique which uses the pre-fault and post fault information was introduced by Takagi firstly [4] [5] . This technique was then modified and extended [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] to deal with unknown variables such as the fault distances, the remote-end infeed currents and the fault resistances. Using both the real and imaginary part of the system impedance equations the influences of the fault resistance can be reduced [6] [7] [15] . For some papers [8] [12] , the remote-end current is assumed to be equal to the local side pre-fault measurement and the iteration procedure is carried out to balance the assumption errors. However, this error increases with the fault resistance and might lead to un-converged iterations. The load impedances are assumed to be not changed and can be derived from pre-fault load flow calculations [9] [10] , [15] [16] but in the distribution level the loading situation can very significantly and this might lead to enlarged fault location errors. When DGs are considered during fault locations [17] [18] , synchronization is required from all the available measurement nodes and the load impedances have to be a known value.
Lately, the wide-area measurement based techniques are investigated to overcome the fault location errors in the rela-tively large distribution systems. Unlike the conventional impedance based methods, the relationships between the changes of the system impedance (caused by different faults) and the changes of the voltages at different system nodes are used. The voltage variations (voltage sag/increase) are monitored [19] [20] [21] [22] [23] [24] [25] [26] to locate faults. The system pre-fault and post-fault steady state voltages at different system nodes are recorded to calculate the voltage sags of different fault scenarios and a map of the voltage variations for different faults can be derived by off-line simulations. Fault location is performed by comparing the pre-calculated maps with on-line measurement using the different pattern recognition algorithms such as the adaptive neuro-fuzzy inference system, the primal-dual interior algorithm [25] , the artificial neural network [23] and the decision-tree method [24] . Those methods can adapt to different network topologies by updated off-line simulations. When the DGs are involved [27] [28] [29] , for most of the mentioned methods, the DGs are considered as additional branches and linearly modeled as constant voltage sources with fixed internal impedances. Considering the DGs fault ride through controls, this model might not be correct and can cause fault location errors. Most of the impedance and voltage sag based methods use constant impedance models and a voltage source to represent the DGs in the system frequency domain in both normal operations and faults. However, considering the control algorithms, this system frequency model of the DG might not be accurate enough for fault location. Typically, Photovoltaic (PV) inverters can control the current to be within 110% of the rating value (using the current limitation of the inner current control loop) about 1-2 cycles after fault occurs. The inverters exact output fault current depends on the fault distance and fault impedance levels (voltage drops). It is challenging to use only one equation to represent the entire fault transient period of the DGs in the system frequency. When large volumes of DGs are connected in the future, those factors might bring errors to the currently applied fault locations. Also, the DG's distorted output waveform (mostly appears in the low frequency range) will cause errors to the system frequency measurement.
Considering the potential drawbacks of the system frequency measurement based fault locations, for future applications, this paper proposes a fault location in distribution systems with DGs using wide-area high frequency transient measurement. The high frequency impedance DG model that is independent from the control loop logics is provided. Based on the DG model, the high frequency impedance comparison fault location method is developed. The IEEE 123 nodes distribution system that considers unbalanced loading is used to verify the proposed fault location method.
The rest of the paper is organized as follow: after the introduction the basic fault location theory and the high frequency models of DGs are investigated in the Section 2, simulation results are provided and discussed in the Section 3, the overall conclusions are given in the Section 4.
Fault location algorithm

High frequency impedance comparison based fault location
With the development of the "smart grid", smart metering units and other Intelligent Electronic Devices (IEDs) have been commonly utilized in the distribution systems. Accompanied with the circuit breakers/isolators, the faulted sections can be located and isolated from the system without interrupting the normal operation of the rest healthy system.
For the uncompensated distribution systems, both the phase to phase faults and phase to ground faults are considered in this paper. For system grounded with Peterson coils (compensated), single-phase to ground fault is not considered. High-impedance fault location has been a difficult problem in distribution network, and it also has a great influence on the traditional protection method. In this paper, aiming at the scenario of high proportion DGs in distribution network, a fault location method is proposed, which is independent of DG control strategy and output power. The problem of high impedance fault is not the focus of this article. Most of the DGs are connected to the grid with Y/Δ or Y/Y connection transformers. DGs will not add any ground loop to the system and not cause much influences to the conventional fault location algorithm for ground faults in the compensated distribution systems.
For faults with enlarged fault currents, the short circuit fault creates voltage transients (arcs and voltage sudden changes) from the fault inception point that acts as a similar "step transient" with opposite value of the pre-fault voltage amplitude added to the fault point as shown in Fig.1(a) . And then, according the Laplace transform, the "step" voltage transient has damping wideband frequency information [30] - [31] throughout the frequency domain as shown in the Fig.1(b) . The high frequency transient information in the frequency domain is used as a "source" for the proposed fault location. The basic algorithm of the proposed method can be explained using a simple system as shown in Fig.2 . The IEDs measure the time-domain transient signal of three phase voltage and current, and then the components of different frequencies are acquired by time-frequency transformation method to calculate the impedance value of the corresponding frequency. Fig.2 The configuration of simplified distribution system As shown in Fig.2 , the system consists of an equivalent source V S (contains a three phase voltages in a [3x1] matrix) and system impedance Z S (contains a three phase supply impedances in a [3x1] matrix), DGs, loads and line sections (contains three phase self and mutual impedances in a [3x3] matrix). Two IEDs and isolation breakers are installed at the location "1" and "2" within the dashed rectangular box which is call the IED group. For a short circuit fault (F1 or F2), regarding only the high frequency domain of the transient waveforms, the system frequency voltage source (V S ) and the low frequency harmonics and distortions generated by the source and DG can be ignored. For fault F1, regarding only the high frequency domain, the equivalent system is shown in the Fig.3 . The high frequency impedances measured by the IEDs within the IED group are:
The Z Line1 and Z Line2 are the line high frequency impedance. The Z T1 , Z T2 and Z DG , Z Load are the transformer, DG and load impedances respectively in the high frequency domain. Z 1 and Z 2 are the measured high frequency impedance of the faulted phases from IED1 and IED2.
Equation (2)- (3) shows that the measured high frequency impedance from IED2 (Z 2 ) is always larger than Z 1 (for the faulted phases) from IED1 due to the extra paralleled impedance when the fault is imposed to the left side of the IED group (F1). Otherwise for the F2, the measured impedances are:
Comparing the measured impedance values, the fault location F1 and F2 can be distinguished regardless of the variations of the fault impedance and the load impedance. The proposed fault location method is realized using the three-phase voltage transient and three-phase current transient. The relationship of the high-frequency voltage, current and the fault phase self-impedance is determined by the loop which the high-frequency component current flows after fault. The self-impedance of the faulted phase is calculated and then compared to achieve location. There is no need to decompose positive sequence, negative sequence and zero sequence component. For power lines/cables, the self-inductance is much larger than the mutual-inductance. And with the frequency increases, the difference of impedance value between self-inductance and mutual-inductance will be greater. Therefore, for the high frequency consideration, ignoring the mutual-inductance will has little effect on the calculation results.
This location method relies on the system high impedance model. For the lamp components such as the lines/cables, transformers and passive loads, the high frequency model can be converted using its system frequency impedance value. Actually, in the interested high frequency range limited to up to 3kHz, the inductance will dominate the impedance value. The conversion error can be minimum. The reason that 3kHz limitation is used is due to that: power distribution system contains cables, transformers and motors are regarded as a highly inductive system. To have a good Signal to Noise Ratio (SNR), the measured transients are effective at relative low frequencies. The high frequency information above 3kHz will be greatly attenuated by the inductive of the distribution system. Also, the standard current and voltage transducers normally offer good frequency response below 3kHz. Considering the system characteristics the limitation of the measurement units and the data processing boards, the interested frequency is chosen to be below 3kHz. In this frequency range, the system parasitic capacitance can be ignored.
The most important factor of the proposed fault location method is the high frequency impedance model of the DGs. This is investigated in the part 2.2 of this section.
High frequency domain impedance model of DG
DGs connected to the grid with the power electronic converters can be classified into two groups: the directly grid connected DGs as the DFIG and the inverter interfaced DGs as the Permanent Magnet Synchronous Generator (PMSG), PV and fuel cells. The high frequency impedance model of the DFIG has been introduced by the previous published paper [32] and inverter interfaced DGs are the focus of modeling within this paper.
The PMSG, PV and fuel cells are the typical renewable DGs connected to the grid through inverters. Most of these DGs have low DC voltage outputs and requires a boost circuit before converted to the AC as shown in Fig.4 .
Fault high frequency current
Grid and loads Measuring Point Fig.4 The configuration of the PV DG with a fault as a high frequency disturbance
LCL Filter
In Fig.4 , the equivalent DC output (from the PV array) is enlarged by the boost converter then converted to AC by the controlled IGBT inverter. The inverter is interfaced with the grid by a "T" filter [33] . For the control design (steady state), only the R 1 , L 1 , R 2 and L 2 are considered and the filter capacitor which only creates paths for high frequency distortions is ignored. During the initial of the fault (for example, between phase A and phase B) which is seen as a voltage step, a current transient on the filtering inductor is created. The initial of the current transient has decayed frequency domain information [30] - [31] as in introduced at the beginning of the part 2.1. The high frequency current injected from the fault point will flow through the inverter and all the three phases. By analysis the paths of the injected high frequency current, the DG high frequency equivalent impedance can be calculated.
For a simplified analysis, the power electronic devices are regarded as ideal devices whose on-state is viewed as a short circuit and off-state as an open circuit in the interested high frequency range.
According to the potential clamp effect of DC voltage at the capacitor (U d ) and the complementary on-off control law of upper and lower bridge arms in the same phase (the upper and lower bridge arms cannot be on and off at the same time), it can be concluded that a certain IGBT's on-off control has complete correspondence to on-off state of the bridge arm in which the IGBT situated, thereby the Pulse-Width Modulation (PWM) voltage wave (u A ) can correspond completely with the on-off state of bridge arms in phase. For instance, when u A is positive, bridge arm 1 will be on; and when u A is negative, bridge arm 4 will be on. Also, according to the relation law between i A and freewheeling diode state in phase A, the on-off state of elements (V 1 ,VD 1 ,V 4 ,VD 4 ) in phase A bridge arms can be concluded: When i A is positive , V 1 or VD 4 will be on; and when i A is negative , V 4 or VD 1 will be on.
The high voltage level of u AB (+U d ) corresponds to the on-state of bridge arm 1 and 6, and V 1 , V 6 are controlled at its on-state at this time (the on/off state of the VD1 and VD6 are decided by the current direction). Utilizing the combination of i A and i B directions, whether the IGBT or the freewheeling diode is the actual path of the current can be worked out. Similarly, the low voltage level of u AB (-U d ) means the on-state of bridge arm 3 and 4, and the zero voltage level of u AB (0) means the on-state of bridge arm 1and 3 or 4 and 6. Detailed analysis of the case -U d and the case "0" is of the same way as the case +U d .
Based on all the analyses, rule of on-off states of all bridge arms and elements in the whole inverter as well as their timing conversion sequence can be concluded from the PWM voltage waves and current waves of three phases. Due to the reverse blocked diode in the boost circuit and the very low impedance of the DC link capacitor in the high frequency range, little fault transient will go through the boost circuit. The boost converter can be roughly considered as open circuit in high frequency. For a fault between the phase A and phase B, the paths for the transient current signal can be summarized into four categories:
(1) IGBT4, IGBT5 and Diode6 are conducting. In this condition, the transient current from the phase A is diverted to two branches after the IGBT4: a) Flows through Diode6 to phase B; b) Flows through C d (DC side capacitor) and IGBT5 to phase C, and finally flows back to phase B through the three-phase common connection point of the shunted filter.
(2) IGBT5, Diode1 and Diode6 are conducting. In this situation, the transient current from phase A is diverted to two branches after the Diode1: (a) Flows through C d (DC side capacitor) and Diode6 to phase B; (b) Flows through IGBT5 to phase C, and finally flows back to phase B through the three-phase common connection point of the shunted filter.
(3) IGBT3, Diode1 and Diode2 are conducting. In this situation, the transient current from phase A is diverted to two branches after the Diode1: (a) Flows through IGBT3 to phase B; (b) Flows through C d (DC side capacitor) and Diode2 to phase C, and finally flows back to phase B through the three-phase common connection point of the shunted filter.
(4) IGBT3 and Diode1 are conducting. In this situation, the transient current from phase A flows through Diode1 and IGBT3 to phase B. The four impedance structures presented represent the possible impedance structures of high-frequency component loop for all the different switching conditions of the inverter. For this fault location method, it is demonstrated that DG has the stable high-frequency impedance value in the high-frequency component network after fault and this impedance is not related to its specific control setting values.
The current paths for above four conductions are shown in the Fig.5 . As shown in the Fig.5 , compared with symmetric operating state, the transient current (generated by fault between phases or between phase and ground) will create asymmetrical loops. The current transient flows from phase A into not only phase B but also phase C. For these four situations, the equivalent impedance networks from measuring point are shown in the Fig.6 . Fig.6 The high frequency impedance seen from the fault transients point Although presented as different circuit topologies as shown in the dashed rectangular boxes of the Fig.6 , the equivalent high frequency impedances are dominated by the high frequency inductance and capacitance values and have small difference. Ignoring the small resistance value, the first three topologies ( Fig.6 (a) -(c)) have the same equivalent impedances. Compared with circuits within dashed rectangular boxes of the first three topologies, the forth one does not have a paralleled capacitor. However, for paralleled connected inductance and capacitance, the total impedance value will be dominated by the inductance in the relatively low frequency range and by the capacitance in the relatively high frequency range. This will result in very small impedance difference between the four topologies in a relatively low frequency as shown in the Fig.7 .
As shown in the Fig.7 , both the impedance amplitudes and its phase angles of the four topologies (in the Fig.6 ) have small differences in the frequency range below 3kHz. For practical utilizations, this difference can be ignored. In this case, for the interested frequency range less than 3kHz, seen from the fault transient point, the high frequency impedance of inverter based DGs can be approximately represented by one circuit as shown in the Fig.6 (a) . For modeling a DG at the system frequency, the DG source output equations (such as the PV battery models) and the control logic equations are considered. For different control algorithms and source output characteristics, the equations vary and it is difficult to build an accurate model that is suitable for all the control designs. However, in the high frequency range, the fault high frequency transient is bypassed by the inverter due to the DC link capacitors (act as short circuit in the high frequency) and the model of the DG can be simplified by the modeling of the inverters. The other advantage of using the high frequency model is that the control algorithm is not considered due to the fact that control response time that is about several tens to hundreds ms is much longer than the fault initial transient. Due to this fact, the high frequency model of the DG will not change in case of DGs with different control settings and power ratings.
Simulation results
Results of DG high frequency impedance modeling
In the impedance measurement based fault location technique, the high frequency impedance model of the DG is required to distinguish the faulted sections. The proposed high frequency impedance models of different DGs are verified using a 0.5MW PV built in the Matlab/Simulink platform [33] . The detailed parameters of the DGs are provided in the Appendix. During a fault, the transients of the faulted phases are recorded and then converted into the frequency domain for impedance estimation.
Both the voltage and current data are recorded by a short rectangular window (12ms in total length and 6ms after the transients) with a 50kHz sampling frequency. The captured data is filtered with a cut-off frequency of 3.5kHz and then transformed into frequency domain for high frequency impedance estimation. The 3.5kHz cut-off frequency is used to maintain a good SNR in the interested frequency range. The 50kHz sampling frequency can provide adequate frequency resolution to capture the initial fault transients and be within the data processing limitation of a practical signal processing board.
Compared with the results shown in Fig.7 , seen from the high voltage side of the DTs, the measurement impedance is dominated by the transformer inductance as shown in Fig.8 . The DG connected to grid through inverters will have slightly less accurate impedance estimation in the high frequency range due to the inverter switching frequency (at about 2kHz). This difference can be reduced after performing with curve fittings and the error can be ignored for fault location considering the relatively large DT inductance.
In the high frequency range, the calculated impedance is dominated by the large reactance value (this is especially true when the DT transformer is considered) and estimated resistance will have poor accuracy. This results in a large error in the phase angle results. However, the proposed fault location only uses only the comparison of impedance amplitude and the phase angle error will not cause fault location differences. Also, due to the fact that only the amplitude information is used, the measured data from all the IEDs in the large distribution system dose not have to be synchronized. 
Results of fault location
The proposed fault location scheme is further tested using simulation results from a large distribution system. The IEEE 123 nodes distribution system [34] that has different length of laterals and unbalanced loads at the end of some distribution feeders is used. DGs are added in the testing system (the original IEEE 123 nodes system does not have DGs) as shown in the Fig.9 . Detailed parameters are provided in the Appendix. As shown in the Fig.9 , the distribution system contains different lengths of lines which connect multiple loads (the black nodes) and DGs (the red nodes with dashed circle). The three-phase main lines in the system have been bold highlighted, and all the IEDs are installed at the main line nodes. The detail parameters of the DGs, loads and lines of the system are provided in the Appendix.
Radom faults (taking phase-A to phase-B fault with 20Ω fault resistance as example) are placed in the system and the measured impedance from the IEDs that are nearby the faults are shown in the Table1. Considering signal processing speed of a practical data processing board, not all the high frequency range impedance values (as shown in the Fig.7 ) are used and only results of 1.5kHz impedance are employed as shown in the Table 1 .
The neighboring IEDs (installed closed to each of the nodes) are pre-arranged into different groups (the 10 dashed rectangular boxes of Fig.8 ). For all the faults, the faulted section can be easily distinguished comparing the impedance value within each IED groups. For example, as shown in the Table1, when F5 occurs, the measured high frequency impedances are: Z 19 >Z 20 (this indicates a fault to the right side of the group 9) and Z 21 <Z 22 (this indicates a fault to the left side of the group 10) and the faulted section can be fixed as between the group 10 and the group 9. This algorithm can be applied to the other groups, such as Z 13 >Z 12 and Z 14 >Z 12 indicates that the F5 is located to the left side of the group 6. For each of the faults, using the fault direction information derived from all the groups, the faulted section can be located. The solid rectangular boxes in the Table1 indicate the fault is located to the right side of the groups and the dashed rectangular boxes indicate the fault is located to the left side of the groups. Table 1 The high-frequency impedances at estimated at 1.5kHz from each IED during different fault scenarios Faults located to the right side of IED groups Faults located to the left side of the IED groups As introduced in the Section 2, comparing the estimated impedances within each IED and exchanging the results from IEDs, the proposed fault location can correctly decide the faulted sections and is immune to the fault impedance and the load variations. In case of loss communication of some of the IEDs or for a system with fewer IEDs than the presented system, the proposed method can still work but provide a relatively enlarged fault location area.
In the high frequency domain, the inverter's DC capacitor banks act as a short circuit and isolate the power generation part of the DGs. For DGs with different primary sources, such as the wind turbine with the Permanent-Magnetic Synchronous Generator (PMSG), the inverter based high frequency impedance model will still be suitable for fault location. However, compared with the PV, the PMSG will normally have a rated installation volume of 2MW and this leads to larger grid connected filtering inductor which has different high frequency impedance. This will result in difference of the each of the estimated values in the Table 1 but the comparison trend will be the same for the same set of fault scenario.
The noise would add errors to the impedance based fault locations. However, the proposed method employs the comparison results to locate fault rather than a fixed value. The noise will only influence the impedance values, but will not cause significant influence to the fault location results.
The high frequency impedance results in Table2 are the results with 2% white noise. Compared with the results derived from no noise situation (Table1), it can be seen that the noise did have certain impact on the specific impedance values from the measurement point, but this impact is small and the magnitude relation of the high-frequency impedance is not changed very much. Therefore, the overall location results will not be affected.
This method is also effective when the distribution system with DGs works as a islanding system. For example, when the main system connection node (the Node 61 in the system) is opened the DGs are operating in the islanding situation. The impedance of islanding situation at 1.5kHz from each IED are shown in Table 3 .
In an islanded system, if the DGs' output power matches with the load consumption power, the system operates in the system frequency (50Hz). Otherwise, if the DGs provide more/less power than the load consumption power, the system will operates at a frequency higher/lower than the system frequency. In case of this frequency deviation exceeds the islanding protection threshold DGs will be disconnected from the grid by its own protections. This paper uses only the high frequency impedance comparison results to location the fault. During the fault location, the system frequency is short circuited as discussed in the Section II and the system frequency variation will not influence the fault location results. The situations that DGs are tripped by the islanding protections will lead to different estimated impedance values (similar as the load variations) seen from each of the IEDs but the comparison trend will not be changed as shown in the Table3. This paper uses the comparison of the IEDs impedance estimation results to located fault. The exact system parameters are not required and it is immune to the system topology variations. This algorithm does not require synchronized measurement and this reduces the strength on real time communications. IED communication failure, will not results in total wrong fault location results but enlarged fault location error. Table 2 The high-frequency impedances at estimated at 1.5kHz from each IED during different fault scenarios with 2% white noise Faults located to the right side of IED groups Faults located to the left side of the IED groups Table 3 The high-frequency impedances at estimated at 1.5kHz from each IED during islanding situation Faults located to the right side of IED groups Faults located to the left side of the IED groups
Conclusions
This paper proposes a high frequency impedance comparison based fault location method for systems with DGs. The high frequency impedance model of inverter interfaced DG (PV) is provided for theoretical support. Compared with the system frequency impedance and/or voltage measurement based methods, the proposed method considers detailed DG models and is not influenced by the DG steady state control logic and the low frequency distortions during a fault. The short data window which only includes 6ms post-fault transients is used to prevent the influence of the control loops that normally have a cascade response time larger than several tens ms. The fault location method uses only the high frequency comparison of the neighboring IEDs to decide the faulted sections without requiring the exact system parameters. It is suitable for the distribution systems that are frequently modified by adding/removing some of lines and nodes. Simulation results show that the proposed fault location can cope with measurement errors caused by the noise and unbalanced loads and provide good fault location results in the complicated distribution system, even in the DG's islanding situation. Table 3 Network parameters in tested system Table 4 Modified load parameters in tested system 
